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Abstract description of the output section only under the simplifying
assumption of an ideal pre-driver stage. They concentrate on
This paper addresses the generation of enhanced models of the description of the output and the external supply port
the input/output buffers of digital integrated circuits. The currents i1(t) and i(t), respectively. As an example, the model
proposed models overcome the current limitations of the state- structure of the output port current is based on the following
of-the-art models and can be obtained from device port two-piece model representation
transient responses only. They can be effectively
implemented as SPICE subcircuits in any commercial tool for il(t) = wvH(V,v2,t) iH(vp,v2,t) + wL(vI,v2,t) iL(V1,V2,t) (1)
signal integrity or core noise simulations. where iH and i4 are submodels accounting for the device
Introduction behavior in the logic high and low state, respectively, and the
Nowadays, the assessment of signal integrity and time-varying functions wH(t) and WL(t) play the role of the
electromagnetic compatibility effects of digital circuits via input signal v4(t) and provide the transition between the two
numerical simulation is required at the early stage of their submodels, i.e., the switching between the two logic states. A
design. In this scenario, the availability of accurate and similar relation holds for the supply current i2(t). Submodels
efficient models of the ports of the active components, as the iH and it can be obtained from either simplified equivalent
Input/Output (I/O) buffers of digital Integrated Circuits (ICs) circuit representations (e.g., see IBIS [1]) or identification
is a key resource for accurate predictions. methods and parametnc relations [2,3].
Traditionally, buffer macromodels are based on simplified PRE-DRIVER OUTPUT BUFFER
equivalent circuits and the Input Output Buffer Information
Specification (IBIS) [ 1 ]. IBIS models are widely supported by VDD z3(t) z2(t) VDDQ
manufacturers and accepted by most Electronic Design V3 (t) + + V2(t)
Automation (EDA) tools, despite some limitations. Recently,
other approaches to IC buffer macromodels, that supplement IN i (0 X i (t) OUT
the IBIS resource and provide improved accuracy, have been v4 (t) + + v (t)
proposed [2, 3]. These approaches are based on system
identification methods and parametric relations [4,5]. They
exploit a mathematical description of current and voltage vss VSSQ
evolution at the buffer port, possibly reproducing complicated
dynamic nonlinear behaviors of the modeled devices. Fig. 1 Structure of the output buffer of a digital integrated circuit
Even if in principle an I/O buffer cell is a simple circuit with its relevant electrical variables.
designed to interface internal logical signals of the IC core to The current models have been proven to be effectively
the external interconnect, the complexity of these devices has used for system-level signal integrity simulations at PCB level
recently increased. The I/O cells include a pre-buffer stage, a [2]. However, the lack of a detailed description of the pre-
level-shifter (to allow for different supply voltage values) and driver stage and of the possible dynamical effects of the
possible additional blocks for enhanced features like pre- coupling among the functional and supply ports of the two
emphasis. The complexity along with the lack of accuracy of blocks of Fig. 1 prevent the use of these models for different
the state-of-the-art models in reproducing the rich dynamical applications, like the core noise simulations. Furthermore, the
behavior of these devices demand for the refinement of the models are based on the simplifying assumption that the
existing models to generate accurate and efficient multiport variations of the external supply voltage is small, thus not
dynamical models of the buffer circuits. This paper presents a allowing the simulation of stacked System in Package (SiP)
possible solution of this problem based on parametric devices, where the voltage fluctuations can be on the order of
relations [2]. Additionally, macromodels obtained by this 30% of the nominal supply voltage values.
parametric approach remain almost as efficient as
macromodels based on IBIS data and can be easily included in Enhanced models
EDA tools. In order to provide an enhanced behavioral multiport
model for the basic structure of Fig. 1, the following general
Basic Structure of I/O Buffer models representation is considered
This Section briefly reviews the basic structure of the
'I (t) = F, (V, , , V4, t)
macromodels for I/O buffers. For the sake of simplicity, the 2 (t) =F2(VI, V2, v3, v4,t)
discussion is based on the output buffer of a single-endedtii(t) = F3(,v1, ,, t)(2)
device, whose simplified scheme is shown in Fig. 1. For this i3 (t) = F3 (V, V2, V3, V4, t)
structure, present macromodels provide the behavioral i4 (t) = F4 (VI, V2, V3, V4, t)
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accuracy of the proposed model to account for the different
where shapes of the input signals. For the three sets of responses, the
* F1 and F2 account for the nonlinear dynamical timing errors of the curves of the bottom panel of Fig. 2 are
behavior of the output stage of the buffer. They less than 15ps, for both the up and the down state transitions.
are described by model representations like the The timing error is defined as the maximum delay between the
one of eq. (1) where the different parts, i.e., the reference and the model responses measured for voltage VouT
submodels iH and iL and the weighting signals WH crossing a threshold set at 1V.
and WL, have been suitably modified as suggested
in [3] to account for the large fluctuations of the 1.5
power supply voltage values. In addition, the 1
I
dependence of the possible different shapes of the >
input signal are embedded in the definition of the 0.5
weighting signals WH and WL. A threshold 0
detection mechanism is also introduced to
synchronize the effects of the static power supply 5 6 7 8 9 10 11 12 13
values on state switching events.
* F3 and F4 account for the supply current and the 2
input port current of the pre-driver stage and area>
defined by dynamical parametric models like H 1
these used for the submodels of (1). Preliminary
results on the modeling of the input port of a 0
driver can be found in [2]. 5 6 7 8 9 10 11 12 13
t ns
Once the model structure defined by the nonlinear Fig. 2 Test case #1: device port voltage responses VOUT(t) (bottom
multivariate equation defined by (2) has been assumed, the panel) computed for three different input signals vN(t) (top panel)
parameters of the different representations defining F3, F4 and defined by a trapezoidal waveform with 0.2ns, 0.4ns and 0.6ns
the submodels in F2 and F3 are estimated by fitting the model transition times. Solid line: reference, dashed line: macromodel.
responses to suitable device transient responses. The model
parameters are computed by minimizing a suitable error
function between the voltage and current waveforms of the 2.5
model and of the real device. Specific algorithms are available
to solve this problem, depending on the choice of the family 2
of basis functions used to define the parametric models. As an
example, the method collected in [6] can be used for LLSS > t5
representations, that have been successfully used for IC1
macromodels [3]. More details on the generation of the device l
responses for parameter estimation are in [2,3]. > 1
Model validation 0.5 -
In this Section, the proposed modeling approach is applied
to a single-ended CMOS driver with pre-emphasis. The 0
nominal values of the power supply voltages are VDDQ=1.8V .__
and VDD=1.5V and the approximate device switching time is 5 6 7 8 9 10 11 12 13
0.5ns. The reference responses of the HSPICE detailed t ns
transistor-level description of the device are used for both the Fig. 3 Device port voltage response VOUT(t) of the example device for
generation of the device port responses required by the the validation test case #2 (see text). Solid line: reference, dashed
modeling procedure outlined in the previous Section and for line: macromodel.
model validation.
Test case #2: large static variation of VDDQ
Test case #1: ideal supply voltages and different VIN As a second validation, a test setup consisting of the
As a first validation, a test setup consisting of the example example device driving an open-ended transmission line (Z0 =
device producing a '010' bit sequence on an open-ended ideal 50Q, Td = lns) and supplied by an ideal battery connected at
transmission line (characteristic impedance Zo = 50Q, delay the VDDQ pin. The supply voltage is 130% of the nominal
Td = lns) is considered. In this test, the supply voltages of the VDDQ value. Figure 3 shows the device output port response
buffer are kept constant at their nominal values and three voUT(t) for this test case. Even for this extreme condition, themodel provides a very good replica of the reference response,diferet iputsigalsvINt) re onsderd. he hre inuts with timing errors of 20ps and '70ps for the up and the down
are defined by a trapezoidal voltage source with different
rise/fall times. Figure 2 shows the input signals vIN(t) and the transitions, respectively. This comparison highlights the
device port voltage response VOUT(t), thus highlighting the ability of the model to yield good results also for supply
voltage levels very far from the normal operation of the power supply and device activities and of the coupling
device. between the VDD and the VDDQ power distribution
networks. A test circuit composed by four identical open-
2.5 ended transmission lines (ZO = 50Q, Td = lns) driven by four
replicas of the modeled device is considered. The power
2 supply pins of every driver is connected to a common power
supply structure that is modeled by a lumped RLC structure
1.5 (R=100mQ, L=3nH, C=0.5pF) connected to the
> l l 1 1corresponding 1.8 V and 1.5 V supply batteries. Two devices
1 are driven to switch simultaneously (random bit stream
"01010..."), while the other two devices are kept to the fixed
0.5 logic high and low state.
2.5
0
2
-0.5'8 10 12 14 16 18 20 22 24 i,
t ns 1.5
Fig. 4 Device port voltage response VoUT(t) of the example device for >
the validation test case #3 (see text). Solid line: reference, dashed 1
line: macromodel.
0.5 Functional
activity of the I1
> 2 1l 1\ E a and 2nd devices
0 (switching) a
1.6
-O..58 10 12 14 16 18 20 22 24
8,2 4 162t 10 12 14 16 18 20 22 ns
t ns Fig. 6 Device port voltage response of the two active devices for the
application test case (see text). Solid line: reference, dashed line:
macromodels.I.41t1- r 1/ 2.5
> Activity of the 3rd device (high state)
8 10 12 14 16 18 20 22 24
Fig. 5 Supply voltage fluctuations VDDQ(t) and VDD(t) of the example
device for the validation the test case #3 (see text). Solid line: 1_5_
__1_ _1_
reference, dashed line: macromodel. 8 10 12 14 16 18 20 22 24
Test case #3: non-idealpower distribution Activity ofthe 4 device low state)
As a final validation, we propose a test case where the
power supply pins VDD and VDDQ of the example device ' "-'I X
are connected to their respective supply batteries through
lumped RLC equivalents of the distribution networks
_0_05_
(R=100mQ, L=3nH, C=0.5pF). Again, the device produces a 8 10 12 14 16 18 20 22 24
pulse on an ideal open-ended transmission line load (ZO t ns
50Q, Td = lns). Figure 4 and Figure 5 show the output power Fig. 7 Device port voltage responses of two devices kept in a fixed
supply port voltage responses, thus highlighting the accuracy state for the application test case (see text). Solid line: reference,
of the proposed models in reproducing both the functional dashed line: macromodels.
signals and the powers supply fluctuations. The timing errors
of the curves of Fig. 4 are less than 1Ops. Figures 6 and 7 show the comparison between the
reference and the predicted functional voltage waveforms at
Application the output pin of the four devices. The model predictions and
In this Section, the proposed models are used for a more the reference responses are in good agreement, thus leading to
realistic application that involves both quiet and switching timing errors less than 70ps and a good accuracy in
devices that are energized by common supply networks. The reproducing the rich dynamical voltage ripple of the output
assessment includes both the prediction of the effects of the voltage of the quiet devices. Figure 8 shows the total power
supply voltage fluctuations. From this comparison, it is clear The models can be easily estimated from port transient
that the proposed models can be effectively used to predict responses and can be effectively implemented in any
both the functional signals of devices and their supply commercial tool for signal integrity or core noise coupling
fluctuations, possibly due to the coupling among the different simulations.
supply and output pins of the devices.
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